
# IBM Digital Logic Card Data Sheets

The IBM digital logic circuit card family comprises a complete line of printed cards for electronics logic functions. Five of the cards are programmable; that is, five cards of the family can easily be converted to perform the functions of many different circuit configurations. The remaining cards of the family are discrete cards.


# Features:


- ☐ High performance characteristics
- ☐ Internal circuit flexibility
- ☐ Logic card versatility
- ☐ Simplified circuit design
- ☐ Programmable for various loading conditions
- ☐ High-speed/low-speed switching
- ☐ Marginal checking
- ☐ Proven operating characteristics
- ☐ Simplified circuit modifications








# \*\*LOW SPEED SINGLE LEVEL LOGIC BLOCKS\*\*












# Ordering Information


Terms: 30 days net, f.o.b. point of shipment. Requests for price quotation and other inquiries should be directed to IBM Industrial Products, 1000 Westchester Avenue, White Plains, New York 10604. This includes requirements and specifications other than those shown in this publication.

Please specify: 1. IBM part number. 2. Method of shipment. 3. Required delivery date. 4. Special in-

structions, including tax exemption qualifications. (Specifications and prices subject to change without notice.)

As part of the process of continuing product improvement, IBM reserves the right to make changes in specifications or performance, at any time, without notification to past customers.






+0, -A0, +OA, +OO, I, IO, IA


# SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


# DELAY

|                 | MIN | MAX |
|-----------------|-----|-----|
| TURN ON (NSEC)  | 18  | 100 |
| TURN OFF (NSEC) | 15  | 150 |





2-Five Input NAND Gates, without load h.s. (SLLB #1) Ref. Eng. Spec. 870585



# -5.8IV-

# OTHER DESIGNATIONS

+0, -A0, +0A, +00, I, IO, IA

# SEQUENCE OF OPERATION


1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


# DELAY


WITH 5600 OR 1.6K COLLECTOR RESISTOR


MIN 18 15 MAX 100\* 150\*\* TURN ON (MSEC) TURN OFF (MSEC)

\* THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V. \*\* THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.









### SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
- 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
- 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

|             |   | SIGNAL | WAVE SHAPE | LEVELS |       |      |  |
|-------------|---|--------|------------|--------|-------|------|--|
| PINS        |   | NAME   | WAYE SHAFE |        | MIN   | MAX  |  |
|             | γ | INPUT  |            | UP     | 65    | 1    |  |
| A,F         | 7 | INPUI  |            | DOWN   | -5.81 | -8.8 |  |
|             |   | LUDIE  |            | UP     | 65    | 1    |  |
| в,н         | Υ | INPUT  |            | DOWN   | -5.81 | -8.8 |  |
|             |   | LUBUT  |            | UP     | 65    | 1    |  |
| C,L Y INPUT |   | DOWN   | -5.81      | -8.8   |       |      |  |
|             |   |        |            | UP     | 65    | 1    |  |
| Q,Q         | Y | INPUT  |            | DOWN   | -5.81 | -8.8 |  |
|             |   |        |            | UP     | 65    | 1    |  |
| E,R         | Y | INPUT  |            | DOWN   | -5.81 | -8.8 |  |
|             |   |        |            | UP     | 65    | 1    |  |
| G,P         | Υ | INPUT  |            | DOWN   | -5.81 | -8.8 |  |
|             |   |        |            |        |       |      |  |
|             |   |        |            |        |       |      |  |

DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR


TURN ON (NSEC) 75 100\*
TURN OFF (NSEC) 40 200\*\*


 $\pm \text{THIS}$  DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

★★\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6,2K COLLECTOR RESISTOR RETURNED TO -12V.









### SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
- 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
- 3. COLLECTORS MUST BE LOADED
- 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

| PINS  |      | SIGNAL  | WAVE SHAPE | LEVELS |       |      |  |
|-------|------|---------|------------|--------|-------|------|--|
| 1113  |      | NAME    |            |        | MIN   | MAX  |  |
| A,F   | Y    | INPUT   |            | UP     | 65    | 1    |  |
| 17.91 |      | 1101    |            | DOWN   | -5.8  | -8.8 |  |
| 0 11  | Y    | INPUT   |            | UP     | 65    | 1    |  |
| В,Н   | 1    | INPUI   |            | DOWN   | -5.8  | -8.8 |  |
| C,L   | Y    | INPUT   |            | UP     | 65    | 1    |  |
| 0, L  | l' l | 1141 01 |            | DOWN   | -5.8  | -8.8 |  |
| D,Q   | Y    | INPUT   |            | UP     | 65    | 1    |  |
| D,Q   | ,    | INPUI   |            | DOWN   | -5.8  | -8.8 |  |
| E,R   | Y    | INPUT   |            | UP     | 65    | 1    |  |
| E,R   |      | INFUI   |            | DOWN   | -5.8  | -8.8 |  |
| 0.0   | γ    | OUTDUT  |            | UP     | 65    | 1    |  |
| G,P   | 1    | OUTPUT  |            | DOWN   | -5.81 | -8.8 |  |
|       |      |         |            |        |       |      |  |
|       |      |         |            |        |       |      |  |


DELAY: SOTOL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC) 75 100%
TURN OFF (NSEC) 40 200%

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6,2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.






DELAY: SOTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



# SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP
- 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN
- 3. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

| PINS |      | SIGNAL  |            |      | LEVELS |      |
|------|------|---------|------------|------|--------|------|
| FINS | NAME |         | WAVE SHAPE |      | MIN    | MAX  |
|      | Y    | INPUT   |            | UP   | 65     |      |
| Α    | 1    | INPUI   |            | DOWN | -5.81  | -8.8 |
| В    | Y    | INPUT   |            | UP   | 65     |      |
| В    | Y    | INPUI   |            | DOWN | -5.81  | -8.  |
|      | Y    | INDUT   |            | UP   | 65     | 1    |
| С    | 1    | INPUT   |            | DOWN | -5.81  | -8.8 |
| _    |      |         |            | UP   | 65     | 1    |
| D    | Y    | INPUT   |            | DOWN | -5.81  | -8.8 |
|      |      |         |            | UP   | 65     |      |
| E    | Y    | INPUT   |            | DOWN | -5.81  | -8.8 |
|      |      |         |            | UP   | 65     | 1    |
| F    | Y    | INPUT   |            | DOWN | -5.81  | -8.8 |
|      | ,    | LUDUT   |            | UP   | 65     |      |
| G    | Y    | INPUT   |            | DOWN | -5.81  | -8.8 |
|      | Υ    | LAUDIUT |            | UP   | 65     | 1    |
| Н    | 1    | INPUT   |            | DOWN | -5.81  | -8.8 |
| _    | Y    | INPUT   |            | UP   | 65     | 1    |
| Q    | '    | INFUI   |            | DOWN | ~5.81  | -8.8 |
| R    | Y    | INPUT   |            | UP   | 65     |      |
| K    |      | INFOI   |            | DOWN | -5.81  | -8.8 |
| Р    | γ    | OUTPUT  |            | UP   | 65     | 1    |
| -    |      | 001701  |            | DOWN | -5.81  | -8.8 |
|      |      |         |            |      |        |      |


DELAY: SDTDL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC) 75 100\*
TURN OFF (NSEC) 40 200\*\*

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.







### SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN TRANSISTOR ON OUTPUT UP.
- 2. ANY INPUT UP TRANSISTOR OFF OUTPUT DOWN.
- 3. COLLECTOR MUST BE LOADED.
- 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

| PINS | SIGNAL |   | SIGNAL WAVE SHAPE | LEVELS |       |      |  |
|------|--------|---|-------------------|--------|-------|------|--|
| PINS |        | NAME                                    | WAVE STAFE        |        | MIN   | MAX  |  |
| А    | Y      | INPUT                                   |                   | UP     | 65    | 1    |  |
| ^    |        | 1111 01                                 |                   | DOWN   | -5.81 | -8.8 |  |
| В    | Y      | INPUT                                   |                   | UP     | 65    |      |  |
| Ь    |        | INPUI                                   |                   | DOWN   | -5.81 | -8.8 |  |
| С    | Y      | INPUT                                   |                   | UP     | 65    |      |  |
| ·    |        | INFUI                                   |                   | DOWN   | -5.81 | -8.8 |  |
| D    | Y      | INPUT                                   |                   | UP     | 65    |      |  |
| U    |        | INFUI                                   |                   | DOWN   | -5.81 | -8.8 |  |
| _    | Y      | LAUDIUT                                 |                   | UP     | 65    |      |  |
| E    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      | П      |   |                   | UP     | 65    |      |  |
| F    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      |        |   |                   | UP     | 65    |      |  |
| G    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      |        |   |                   | UP     | 65    |      |  |
| Н    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      |        |   |                   | UP     | 65    |      |  |
| Q    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      |        | 1 |                   | UP     | 65    |      |  |
| R    | Y      | INPUT                                   |                   | DOWN   | -5.81 | -8.8 |  |
|      | Y      | OUTPUT                                  |                   | UP     | 65    |      |  |
| Р    | 1      | 001701                                  |                   | DOWN   | -5.81 | -8.8 |  |
|      | П      |   |                   |        |       |      |  |
|      |        |   |                   |        |       |      |  |





+0, -A0, +0A, +00, I, IO, IA

# SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


# DELAY


WITH 560 n, 1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 75 100\*
TURN OFF (NSEC) 40 200\*\*\*

 $\pm TH$  IS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

±∺THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.





+0, -A0, +0A, +00, I, IO, IA

### SEQUENCE OF OPERATION


- I. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.

# DELAY

TURN ON (NSEC) 75 100% TURN OFF (NSEC) 40 200%

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.




+0, -A0, +0A, +00, I, IO, IA


# SEQUENCE OF OPERATION


- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


\*THIS DELAY CAN INCREASE TO 180 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 200 N SEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.









+0, -A0, +OA, +OO, I, IO, IA

# SEQUENCE OF OPERATION

- 1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN


### DELAY


WITH 560 M, 1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) HIN MAX
TURN OFF (NSEC) 40 200\*\*

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS  $6.2\mbox{K}$  COLLECTOR RESISTOR RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 350 MSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.





+0, -A0, +OA, +OO, I, IO, IA

# SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN


### DELAY


TURN ON (NSEC) 75 100% TURN OFF (NSEC) 40 200%


\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS  $6.2\mbox{K}$  COLLECTOR RESISTOR RETURNED TO  $-12\mbox{V}$  .

\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  | CAP CONFIGURATION  CERCUIT NAME  CAP CONFIGURATION  CAP CONFIGURATION |
|--|---|
| $\begin{array}{c} G \longrightarrow \begin{array}{c} O & O & O & O & O & O & O & O & O & O $ | 10 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -  |







CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA


# SEQUENCE OF OPERATION


- I PINS B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- 3. EITHER LEVEL DOWN AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


### DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515

1-Two Input NAND and 1-Three Input NAND into Two Input
NOR Gates, with load, 1.s. (DLLB #2 or 2A) Ref. Eng. Spec. 870201







# OTHER DESIGNATIONS:


CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0


### SEQUENCE OF OPERATIO

- 1. PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- 3. EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER L,B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

### DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515





CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0

### SEQUENCE OF OPERATION

- I. PINS L,B, AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- 3. EITHER LEVEL DOWN AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT TO BE UP.
- 4. EITHER L OR B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


# DELAY


WITH 560  $\Omega$ , 1.6k OR 6.2k COLLECTOR RESISTOR

TURN ON (NSEC) 70 240%
TURN OFF (NSEC) 110 515%

 $\pm \text{THIS}$  DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO  $^{-12\text{V}}.$ 

\*\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.






CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0


# SEQUENCE OF OPERATION

- I. PINS B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- 3. A DOWN LEVEL AT DI4, D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER A OR D UP WILL CAUSE AN UP LEVEL AT D44.
- 6. THE LEVELS AT DI4, D43 AND D44 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

### DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515





CONF. 1,2,4,5 +0 CONF. 3,6 +A,-00,+AA,-0A,+A0

### SEQUENCE OF OPERATION

- I. PINS B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT D44.
- A DOWN LEVEL ON DI4 OR D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER A OR D UP WILL CAUSE AN UP LEVEL AT D44.
- 6. THE LEVELS AT 043, 044 AND 014 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


# DELAY

WITH 560 n, 1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 70 240%
TURN OFF (NSEC) 110 515\*\*\*

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS  $6.2\mbox{\scriptsize K}$  RETURNED TO  $-12\mbox{\scriptsize V}$  .

\*\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.



CONF. 1, 2, 4, 5 +0 +0, -00, +AA, -0A, +A0


# SECWENCE OF OPERATION

- I. PIMS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT  $\mathsf{D43}$ .
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT  $^{\circ\circ}$  D44.
- 3. EITHER LEVEL DOWN AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT TO BE UP.
- 4. EITHER L OR B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- 6. BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

# DELAY


WITH 5600, 1.6K OR 6.2K COLLECTOR RESISTOR

|                                | MIN      | MAX        |
|--------------------------------|----------|------------|
| TURN ON (NSEC) TURN OFF (NSEC) | 15<br>24 | 280<br>300 |



2-Three Input and l-Two Input NAND with Two Input NOR Gates, with load, h.s. (DLLB #2 or 2A)

CEX-Ref. Eng. Spec. 870529



### OTHER DESIGNATIONS


CONF. 1, 2, 4, 5 CONF. 3, 6

+0 +A, -00, +AA, -0A, +A0


# SEQUENCE OF OPERATION

- PINS L, B AND C MUST BE DOWN TO HAVE A DOWN LEVEL AT D43.
- 2. PINS A AND D MUST BE DOWN TO HAVE A DOWN LEVEL AT  $_{\rm D444}$  .
- 3. EITHER DOWN LEVEL AT D43 OR D44 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER L, B OR C UP WILL CAUSE AN UP LEVEL AT D43.
- 5. EITHER D OR A UP WILL CAUSE AN UP LEVEL AT D44.
- BOTH LEVELS AT D43 AND D44 MUST BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

| DELAY           | MIN | MAX |
|-----------------|-----|-----|
| TURN ON (NSEC)  | 15  | 280 |
| TURN OFF (NSEC) | 24  | 300 |







ID, IA

# SEQUENCE OF OPERATION

1. INPUT DOWN: TRANSISTOR ON, OUTPUT UP. 2. INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


# DELAY

WITH 5600 OR 1.6K COLLECTOR RESISTOR


|                 | MIN | MAX   |
|-----------------|-----|-------|
| TURN ON (NSEC)  | 18  | 100*  |
| TURN OFF (NSEC) | 15  | 150** |


\* THIS DELAY CAN INCREASE TO 180 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


\*\* THIS DELAY CAN INCREASE TO 200 NSEC WITH A 6.2K COLLECTOR RESISTOR RETURNED TO -12V.



TURN ON (NSEC) TURN OFF (NSEC) 100







# SEQUENCE OF OPERATION

- I. INPUT DOWN TRANSISTOR ON OUTPUT UP
- 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
- 3. ALL COLLECTORS MUST BE LOADED
- 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

|                 |               | SIGNAL     |      | LEVELS |       |      |  |
|-----------------|---------------|------------|------|--------|-------|------|--|
| PINS            | PINS NAME     | WAVE SHAPE |      | MIN    | MAX   |      |  |
| R,Q,P,<br>E,G,H | v             | LUBUT      |      | UP     | 65    | 1    |  |
| E,G,H           | E,G,H Y INPUT |            | DOWN | -5.81  | -8.8  |      |  |
| A,B,C,          | v             | ОИТРИТ     |      | UP     | 65    | 1    |  |
| D,F,L           | 1             | 001101     |      | DOWN   | -5.81 | -8.8 |  |
|                 |               |            |      |        |       |      |  |
|                 |               |            |      |        |       |      |  |

DELAY: SDTDL - LOW SPEED

LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR


TURN ON (NSEC) 75 100\*
TURN OFF (NSEC) 40 200\*\*


\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO  $-12\text{V}_{\star}$ 


\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

MIN

MAX 100 150







# SEQUENCE OF OPERATION

- I. INPUT DOWN TRANSISTOR ON OUTPUT UP
- 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN
- 3. ALL COLLECTORS MUST BE LOADED
- 4. LOGIC BLOCKS MAY HAVE SYMBOLS OTHER THAN SHOWN.

|                 | SIGNAL        |            |      | LEVELS |       |      |  |
|-----------------|---------------|------------|------|--------|-------|------|--|
| PINS            | PINS NAME     | WAVE SHAPE |      | MIN    | MAX   |      |  |
| R,Q,P,<br>E,G,H | V             | LAIDUT     |      | UP     | 65    | 1    |  |
| E,G,H           | E,G,H Y INPUT |            | DOWN | -5.81  | -8.8  |      |  |
| A,B,C,          | V             | OUTPUT     |      | UP     | 65    | 1    |  |
| D,F,L           | '             | 001101     |      | DOWN   | -5.81 | -8.8 |  |
|                 |               |            |      |        |       |      |  |
|                 |               |            |      |        |       |      |  |

DELAY: SDTDL - LOW SPEED


LOGIC BLOCK WITH 560 OHM COLLECTOR RESISTOR

TURN ON (NSEC) 75 100%
TURN OFF (NSEC) 40 200%

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.


| CAP CONFIGURATION | 3 12 11 10 9 8 7 6 5 4 3 2 1 | 000000000                |   | 000000                           | 0000 |                                | 0000 |                                 | 00000 |                              | 0000 |
|-------------------|------------------------------|--------------------------|---|----------------------------------|------|--------------------------------|------|---------------------------------|-------|------------------------------|------|
|                   | CARD                         | Ахн-                     |   | AXP-                             |      | AXQ-                           |      | AXW-                            |       | DKX-                         | Ţ    |
|                   | TEST C                       |                          |   | 870201 A                         |      | 870201 A                       |      | 870201 A                        |       | 870529 D                     |      |
|                   | ASM. NO                      | 372207                   |   | 372213                           |      | 372214                         |      | 372236                          |       | 372527                       |      |
|                   | CAP                          | KN                       | H | Α                                | H    | XQ.                            |      | XR.                             |       | KS                           |      |
|                   | CIRCUIT NAME                 | 4-2 WAY, 1-3 WAY (-A,-0) |   | 4-2 WAY, 1-3 WAY (-A,-0) WO/LOAD |      | 4-3 WAY (-A,-0) W/LOAD - SDTDL |      | 4-3 WAY (-A,-0) WO/LOAD - SDTDL |       | 4-3 WAY (-A,-0) WO/LOAD H.S. |      |





4-Two Input and 1-Three Input NAND into Five Input NOR Gates, with load, l.s. (DLLB #2 or 2A) Ref. Eng. Spec. 870201





### OTHER DESIGNATIONS:

CONF. 1-5 +0 CONF. 6 +A,-00,+AA,-0A,+A0

## SEQUENCE OF OPERATION


- 1. PINS A AND 8 MUST BE DOWN TO HAVE A DOWN LEVEL AT DI4.
- 2. PINS F,G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT DI9.
- 3. A DOWN LEVEL AT 07 OR D14 OR D16 OR D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT DI4.
- 5. EITHER F OR G OR H UP WILL CAUSE AN UP LEVEL AT DI9.
- 6. THE LEVELS AT D14,D22,D19,D7 AND D16 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


### DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515



4-Two Input and 1-Three Input NAND into Five Input NOR Gates, with load, l.s. (DLLB #2 or 2A) Ref. Eng. Spec. 870201





### OTHER DESIGNATIONS:


CONF. 1-5 +0 CONF. 6 +A,-00,+AA,-0A,+A0


## SEQUENCE OF OPERATION

- 1. PINS A AND B MUST BE DOWN TO HAVE A DOWN LEVEL AT DI4.
- 2. PINS F,G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT DI9.
- 3. A DOWN LEVEL AT 0.7 OR D14 OR D16 OR D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT DI4.
- 5. EITHER F OR G OR H UP WILL CAUSE AN UP LEVEL AT DI9.
- 6. THE LEVELS AT D14,D22,D19,D7 AND D16 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

### DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515





CONF. 1-5 +0 CONF. 6 +A, -00, +AA, -0A, +A0

### SEQUENCE OF OPERATION

- I. PINS A AND B MUST BE DOWN TO HAVE A DOWN LEVEL AT DI4.
- 2. PINS F,G AND H MUST BE DOWN TO HAVE A DOWN LEVEL AT DI9.
- 3. A DOWN LEVEL AT D7, D14, D16, D19 OR D22 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A OR B UP WILL CAUSE AN UP LEVEL AT DI4.
- 5. EITHER F,G OR H UP WILL CAUSE AN UP LEVEL AT DI9.
- 6. THE LEVELS AT D7, D14, D16, D19 AND D22 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


# DELAY


WITH 560  $\Omega_{\star}$  1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 70 240\*
TURN OFF (NSEC) 110 515\*\*

 $\pm \text{THIS}$  DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS  $6.2\kappa$  RETURNED TO -12V.






CONF. 1-4 +0 CONF. 5 +A,-00,+AA,-0A,+A0


# SEQUENCE OF OPERATION

- I. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT DI2.
- 2. PINS D, Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT DI4.
- A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT DI2.
- 5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT DB, DIO, DI2 AND DI4 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

# DELAY

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515





CONF. 1-4 +0 CONF. 5 +A,-00,+AA,-0A,+A0

# SEQUENCE OF OPERATION


- 1. PINS F,E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT DI2.
- 2. PINS D,Q AND P MUST BE DOWN TO HAVE A DOWN LEVEL AT DI4.
- 3. A DOWN LEVEL AT D8, D10, D12 OR D14 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER F,E OR L UP WILL CAUSE AN UP LEVEL AT DI2.
- 5. EITHER D,Q OR P UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


WITH 560 A, I.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 70 240\*
TURN OFF (NSEC) 110 515\*\*

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS  $6.2\mbox{K}$  RETURNED TO  $-12\mbox{V}.$ 

\*\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.





+0 +A, -00, +AA, -0A, +A0

# SEQUENCE OF OPERATION

- 1. PINS F, E AND L MUST BE DOWN TO HAVE A DOWN LEVEL AT DI2.
- 2. PINS D, Q AND P HUST BE DOWN TO MAVE A DOWN LEVEL AT DIA.
- 3. A DOWN LEVEL AT D8, DIO, DI2 OR DI4 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER F, E OR L UP WILL CAUSE AN UP LEVEL AT DIZ.
- 5. EITHER D, Q OR P UP WILL CAUSE AN UP LEVEL AT DI4.
- 6. THE LEVELS AT D8, D10, D12 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.


### DELAY


WITH 5600, 1.6K OR 6.2K COLLECTOR RESISTOR


TURN ON (NSEC) TURN OFF (NSEC) 15

3-4 WAY (-A, -0) W/O LOAD H.S

3-4 WAY LOAD (-A, -0)
3-4 WAY W/O LOAD (-A, -0)








# OTHER DESIGNATIONS


CONF. 1-3 +0 CONF. 4 +A,-00,+AA,-0A,+A0

# SEQUENCE OF OPERATION

- 1. PINS A,B,C,E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 2. PINS G,L,Q,R MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 3. A DOWN LEVEL AT DI4, OR DI5, OR DI8 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DIS.
- 5. EITHER A,B,C OR E UP WILL CAUSE AN UP LEVEL AT DI8.
- THE LEVELS AT D18,D15 AND D14 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

TURN ON (NSEC) 70 240
TURN OFF (NSEC) 110 515





# OTHER DESIGNATIONS :

CONF. 1-3 +0 CONF. 4 : +A,-00,+AA,-0A,+A0

# SEQUENCE OF OPERATION

- I. PINS A, B, C AND E MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 2. PINS G, L, Q AND R MUST BE DOWN TO HAVE A DOWN LEVEL AT DIS.
- 3. A DOWN LEVEL AT D14, D15 OR D18 WILL CAUSE THE TRANSISTOR TO TURN ON, THE OUTPUT WILL BE UP.
- 4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT DIS.
- 5. EITHER G,L,Q OR R UP WILL CAUSE AN UP LEVEL AT DIS.
- 6. THE LEVELS AT DIB, DI5 AND DI4 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

# DELAY


WITH 560 R, 1.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 70 240\*
TURN OFF (NSEC) 110 515\*\*\*

\*THIS DELAY CAN INCREASE TO 280 NSEC IF THE COLLECTOR RESISTOR IS 6.2K RETURNED TO -12V.

\*\*THIS DELAY CAN INCREASE TO 570 NSEC IF THE COLLECTOR RESISTOR IS  $6.2\kappa$  RETURNED TO  $-12\nu_{\star}$ 

3-Four Input NAND into three Input NOR Gates,
without load, h.s. (DLLB #2 or 2A) Ref. Eng. Spec. 870529



# DELAY

TURN ON (NSEC) TURN OFF (NSEC)


WITH 5600. I.6K OR 6.2K COLLECTOR RESISTOR


4. EITHER A, B, C OR E UP WILL CAUSE AN UP LEVEL AT DIS. 5. EITHER G, L, Q OR R UP WILL CAUSE AN UP LEVEL AT DIS. 6. THE LEVELS AT DI8, DI5 AND DI4 MUST ALL BE UP TO TURN THE TRANSISTOR OFF, THE OUTPUT WILL BE DOWN.

> MIN MAX 280 300



ZGG-





# OTHER DESIGNATIONS


+0, -A0, +OA, +OO, I, IO, IA


#### SEQUENCE OF OPERATION

- I. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP.
- 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


# DELAY

|                 | MIN | MAX |
|-----------------|-----|-----|
| TURN ON (NSEC)  | 18  | 100 |
| TURN OFF (NSEC) | 15  | 150 |





COMPONENT SIDE



#### OTHER DESIGNATIONS


+0, -A0, +0A, +00, I, IO, IA


#### SEQUENCE OF OPERATION


1. ALL INPUTS DOWN: TRANSISTOR ON, OUTPUT UP. 2. ANY INPUT UP: TRANSISTOR OFF, OUTPUT DOWN.


#### DELAY


|                                   | MIN      | MAX |
|-----------------------------------|----------|-----|
| TURN ON (NSEC)<br>TURN OFF (NSEC) | 18<br>15 | 100 |

















### OTHER DESIGNATIONS:

-0, +A0, -OA, +AA, -OO

# SEQUENCE OF OPERATION

- I. ALL INPUTS UP: TRANSISTOR OFF, OUTPUT DOWN.
- 2. ANY INPUT DOWN: TRANSISTOR ON, OUTPUT UP.


#### DELAY


WITH 560 n. I.6K OR 6.2K COLLECTOR RESISTOR

TURN ON (NSEC) 75 100%
TURN OFF (NSEC) 40 200%

\*THIS DELAY CAN INCREASE TO 200 NSEC WHEN THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.

\*\*\*THIS DELAY CAN INCREASE TO 350 NSEC WHEN THE DRIVING BLOCK OR THE BLOCK THAT DRIVES THE DRIVING BLOCK HAS 6.2K COLLECTOR RESISTOR RETURNED TO -12V.







| PINS   | 5  | IGNAL NAME  |     | WAVESHAPE   |     |       |      | LEVELS | 5   |
|--------|----|-------------|-----|-------------|-----|-------|------|--------|-----|
| ****** |    | TOTAL TOTAL |     | WAYESTIATE  |     |       |      | MIN    | MA  |
| 1      | Y  | SET INPUT   |     |             |     |       | UP   | 650    | 1   |
|        | _  |             |     |             |     |       | DOWN | -5.810 | -8. |
| 2      | Y  | SET INPUT   | SET |             | SET |       | UP   | 65V    | 1   |
| -      | Ľ. | SET THEOT   | 321 |             | 251 |       | DOWN | -5.81V | -8. |
| A      | Y  | OUTPUT      |     | - STORAGE - |     | -     | UP   | 65V    | 1   |
|        | L. | 001101      |     | 1 STOTOLOGE |     | 1     | DOWN | -5.8IV | -8. |
| В      | γ  | RESET INPUT |     | RESET       |     | 1     | UP   | 65V    | 1   |
|        | ı. | KESET THEOT |     | I KESEI     |     |       | DOWN | -5.8IV | -8. |
| С      | γ  | RESET INPUT | 1   | 1           |     | RESET | UP   | 65V    | 1   |
| _      |    | KESET THEOT | -   | 1           |     | KEJET | DOWN | -5.8IV | -8. |
| Q      | Υ  | OUTPUT      | Г   |             | ľ   | -     | UP   | 65V    | 1   |
| 4      |    | 001101      |     | STORAGE -   |     |       | DOWN | -5.8IV | -8. |


| DELAY - NSEC            |                     | MIN      | MAX        |
|-------------------------|---------------------|----------|------------|
| PINS A, B OR C TO PIN Q | TURN ON<br>TURN OFF | 75<br>40 | 100<br>200 |
| PIN Q TO PIN A          | TURN ON<br>TURN OFF | 75<br>40 | 100        |

 AN UP LEVEL ON PINS B OR C CAUSES TRANSISTOR IN -A BLOCK OF LATCH TO TURN OFF, OUTPUT (PIN Q) GOES DOWN. LATCH IS NOW RESET.









- THE FIRST SET OF DIODES TO T5 AND T3 PERFORM A NEGATIVE AND FUNCTION AND THE SECOND SET A NEGATIVE OR.
- THE LATCH OPERATION IS PERFORMED BY COUPLING THE OUTPUT OF T8 AND T9 BACK TO THE NEGATIVE OR OF T5 AND THE OUTPUT OF T1 AND T2 BACK T0 THE NEGATIVE OR OF T3.
- WHEN THE OUTPUT IS DOWN THE CIRCUIT LATCHES BACK AND HOLDS T5 OR T3 ON UNTIL THE CIRCUIT IS RESET.


#### NOTE:

THE ONE AND TWO DIGIT NUMBERS SHOWN IN THE INDIVIDUAL BLOCKS OF THE BLOCK DIAGRAM REFER TO TRANSISTORS ON THE CARD.

| PINS |    | ONO. NOME | WAVESHAPE   |      | LEVELS |        |
|------|----|-----------|-------------|------|--------|--------|
| INS  | 51 | GNAL NAME | WAVESHAPE   |      | MIN    | мах    |
|      | γ  | INPUT     | SET         | UP   | 65V    | 17     |
| Α,Ε  | Ľ. | INPUT     | 361         | DOWN | -5.28V | -12.48 |
|      |    |           |             | UP   | 65V    | 17     |
| 3, F | Υ  | INPUT     |             | DOWN | -5.28V | -12.48 |
|      |    |           |             | UP   | 65V    | 17     |
| -, Q | Υ  | OUTPUT    | - STORAGE   | DOWN | -5.8IV | -12.48 |
|      |    |           |             | UP   | -1.10V | 22V    |
| R, D | Υ  | OUTPUT    |             | DOWN | -5.83V | -7.30  |
|      |    |           |             | UP   | 65V    | 05V    |
| ,Н   | Υ  | INPUT     | RESI        | DOWN | -5.5V  | -8.8v  |
|      |    |           | ► STORAGE - | UP   | -1.25V | 05V    |
| ,G   | Υ  | OUTPUT    |             | DOWN | -6.7IV | -6.71  |

| DELAY | _ | NSEC |  |
|-------|---|------|--|


| DELAT - NSEC                     |                     | MIN | MAY               |
|----------------------------------|---------------------|-----|-------------------|
| PINS A, B, E OR F TO PINS Q OR L | TURN ON<br>TURN OFF | 70  | MAX<br>240<br>515 |
| PINS Q OR L TO PINS R OR D       | TURN ON<br>TURN OFF | 6   | 20<br>28          |
| PINS P, R, H OR D TO PINS C OR G | TURN ON<br>TURN OFF | 145 | 170               |




2-Two Input NAND FLIP-FLOPS with Complementary Emitter Follower Outputs, h.s.

Ref. Eng. Specs. 8

DKW-






# NOTES:


THE GATES MUST BE AT THE UP LEVEL 150 NS BEFORE THE AC SET ARRIVES.
 THE AC SET SHOULD BE AT LEAST 70 NS WIDE AND ITS RISE TIME 70 NS OR LESS.

| PINS   |   | IGNAL NAME   | WAVESHAPE | LEVELS |       |
|--------|---|--------------|-----------|--------|-------|
| 1 1113 | ľ | TOTAL HATE   | WAVESHAPE | MIN    | MAX   |
| E<br>H | Υ | SET GATE     | UP        | 65V    | 05V   |
|        | _ |              | DOWN      | -5.8IV | -7.64 |
| D<br>G | Υ | AC SET       | UP        | 650    | 05V   |
| u      | _ |              | DOWN      | -5.8IV | -7.64 |
| B<br>A | Υ | AC RESET     | UP        | 65V    | 05V   |
| ~      | _ |              | DOWN      | -5.810 | -7.64 |
| P      | у | RESET GATE   | UP        | 65V    | 05V   |
|        | Ŀ | MESET GATE   | DOWN      | -5.8IV | -7.64 |
| Q      | Y | DC SET       | UP        | 65V    | 05V   |
|        | _ | DC JET       | DOWN      | -6.26V | -7.64 |
| F      | Υ | DC RESET     | UP        | 65V    | 05V   |
|        | _ | DC KESET     | DOWN      | -6.26V | -7.64 |
| С      | Υ | "ON" OUTPUT  | UP        | 65V    | 05V   |
|        | _ |              | DOWN      | -6.26V | -7.64 |
| R      | Υ | 'OFF" OUTPUT | UP        | 65V    | 050   |
|        |   |              | DOWN      | -6.26V | -7 6W |

|  | DELAY | _ | NSEC |
|--|-------|---|------|
|--|-------|---|------|

|                   | T   | DN  | TR  | ISE | Т   | OFF | TF  | ALL |
|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|
|                   | MAX | MIN | MAX | MIN | MAX | MIN | MAX |     |
| BINARY OPERATION: | 340 | 40  | 50  | 25  | 825 | 175 | 635 | 155 |
| GATED:            | 350 | 35  | 50  | 20  | 685 | 125 | 475 | 110 |





#### OTHER DESIGNATIONS

# SEQUENCE OF OPERATION

- SEQUENCE OF OPERATION

  1. WHEN THE TRIGGER IS SET, THE "ON" OUTPUT IS AT -6V AND THE "OFF" OUTPUT IS OV.

  2. WHEN THE TRIGGER IS IN A RESET CONDITION THE "ON" OUTPUT IS AT OV AND THE "OFF" OUTPUT IS AT -6V.

  3. TRIGGER IS SET BY

  (A) A NEGATIVE VOLTAGE LEVEL APPLIED TO THE DC SET INPUT OR

  (B) AN UP LEVEL AT THE SET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC SET INPUT.


  4. TRIGGER IS RESET BY

  (A) A NEGATIVE VOLTAGE LEVEL AT THE DC RESET INPUT OR

  (B) AN UP LEVEL AT THE RESET GATE INPUT IN CONJUNCTION WITH A POSITIVE SHIFT AT THE AC RESET INPUT.

#### NOTES:


- THE GATES MUST BE AT THE UP LEVEL 150 NS BEFORE THE AC SET ARRIVES.
   THE AC SET SHOULD BE AT LEAST 70 NS WIDE AND ITS RISE TIME 70 NS OR LESS.



|      |   |            |           |      | LEVELS |       |
|------|---|------------|-----------|------|--------|-------|
| PINS | S | IGNAL NAME | WAVESHAPE |      | MIN    | MAX   |
| _    | , | OH 0075    |           | UP   | -0.65V | -0.05 |
| С    | Y | ON GATE    |           | DOWN | -5.810 | -7.64 |
| В    | Y | AC SET     |           | UP   | -0.65V | -0.05 |
| D    | 1 | AC SET     |           | DOWN | -5.817 | -7.64 |
| G    | Y | AC RESET   |           | UP   | -0.65V | -0.05 |
| G    | Y | AL RESET   |           | DOWN | -5.810 | -7.64 |
|      |   | -          |           | UP   | -0.65V | -0.05 |
| Р    | Y | OFF GATE   |           | DOWN | -5.8IV | -7.64 |
| _    |   |            |           | UP   | -0.65V | -0.05 |
| R    | Y | DC SET     |           | DOWN | -5.810 | -7.64 |
|      |   | -          |           | UP   | -0.65V | -0.05 |
| D    | Y | DC RESET   |           | DOWN | -5.8IV | -7.64 |
|      |   | "ON" -     |           | UP   | -0.65V | -0.05 |
| Α    | Υ | OUTPUT     |           | DOWN | -6.26V | -7.64 |
|      | 1 | "OFF"      |           | UP   | -0.65V | -0.05 |
| Q    | Y | OUTPUT     |           | DOWN | -6.26V | -7.64 |

#### DELAY - NSEC

|                   |     | TON | TRISE |     | TOFF       |     | TFALL |     |
|-------------------|-----|-----|-------|-----|------------|-----|-------|-----|
|                   | MAX | MIN | MAX   | MIN | MAX<br>240 | MIN | MAX   | MIN |
| BINARY OPERATION: | 133 | 36  | 63    | 16  | 240        | 115 | 200   | 95  |
| CATED:            | 135 | 40  | 60    | 16  | 255        | 82  | 210   | 61  |



SET

DHF-Ref. Eng. Specs. 892222 892226


DIC

₹RI9 3K

17

N





THE RESET INPUT RESPONDS TO A NEGATIVE VOLTAGE LEVEL. RESETTING TURNS T6, T7, T5 AND TB ON AND THE OTHER TRANSISTORS WILL BE IN THE OPPOSITE STATE. THE GATES ARE COMDITIONED BY A POSITIVE VOLTAGE LEVEL AND THE AC SET IS RESPONSIVE TO A POSITIVE VOLTAGE LEVEL. THUS, TO SET THE TRIGGER MEANS TO TURN OFF THE TRANSISTOR WHOSE GATE AND SET ARE BOTH POSITIVE. THE DC SET RESPONDS TO A NEGATIVE VOLTAGE LEVEL. THUS, WHEN THE TRIGGER IS DC SET, T2,T3,T1 AND T4 WILL BE ON.


| DELAY - NSEC      | T <sub>O</sub> | N   | TRI | SE  | To  | FF  | T <sub>FA</sub> | LL  |
|-------------------|----------------|-----|-----|-----|-----|-----|-----------------|-----|
|                   | MAX            | MIN | MAX | MIN | MAX | MIN | MAX             | MIN |
| BINARY OPERATION: | 123            | 36  | 63  | 16  | 240 | 115 | 200             | 95  |
| GATED:            | 135            | 40  | 48  | 16  | 205 | 82  | 160             | 61  |

NOTE: T<sub>ON</sub> IS DEFINED AS THE DELAY FROM THE TIME AN AC INPUT SIGNAL ARRIVES UNTIL THE "OFF" TRANSISTOR HAS TURNED ON COMPLETELY. THIS IS MEASURED FROM THE TIME THE AC INPUT HAS SHIFTED 10%.


| PINS | SIGNAL NAME    |        | WAVE SHAPE |      | LEV   | ELS   |
|------|----------------|--------|------------|------|-------|-------|
|      |                |        |            |      | MIN   | MAX   |
| C,D  | Y              | GATE   |            | UP   | 65    | 1     |
| C, D |                | GATE   |            | DOWN | -5.81 | -7.64 |
| H,F  | γ              | AC SET |            | UP   | 65    | 1     |
| ,.   |                | 70 311 |            | DOWN | -5.81 | -7.64 |
| R    | Y              | DC SET |            | UP   | 65    | 1     |
| -    |                |        |            | DOWN | -5.81 | -7.64 |
| А    | Υ              | RESET  |            | UP   | 65    | -,1   |
| ^    |                | KESET  |            | DOWN | -5.81 | -7.64 |
| Q,P  | \ <sub>Y</sub> | OUTPUT |            | UP   | -1.1  | -7.3  |
| ۷, ' |                | 001101 |            | DOWN | -5.83 | -7.3  |
| B,E  | y              | OUTPUT |            | UP   | -1.1  | 22    |
| -,-  |                |        |            | DOWN | -5.83 | -7.3  |
| G,L  | Υ              | GATE   |            | UP   | 65    | -,1   |
|      |                |        |            | DOWN | -5.81 | -7.64 |
|      |                |        |            |      |       |       |


IN THE POSITIVE DIRECTION UNTIL THE "OFF" TRANSISTOR HAS SHIFTED 90% POSITIVE.


TOFF IS MEASURED FROM THE TIME AN AC INPUT HAS SHIFTED 10% POSITIVE UNTIL THE OUTPUT OF THE "ON" TRANSISTOR HAS SHIFTED 90% NEGATIVE.



ADC-Ref. Eng. Specs. 870239 892226










WHEN POWER IS UP, THE OSCILLATOR TURNS ON.
 PIN A CAN BE TIED TO TWO DIFFERENT LOADS
 DEPENDING ON CURRENT REQUIREMENTS.

| SIGNAL |   |                 | WAVE CHARE |      | LEVELS |     |  |
|--------|---|-----------------|------------|------|--------|-----|--|
| PINS   |   | NAME WAVE SHAPE |            |      | MIN    | MAX |  |
|        | s | оитрит імс      |            | UP   | 3      | 0   |  |
| А      | 3 |                 | DOWN       | -5.8 | -12.48 |     |  |
|        |   |                 |            |      |        |     |  |
|        |   | ĺ               |            |      |        |     |  |









|      |   |            |           |      | LEVELS |         |
|------|---|------------|-----------|------|--------|---------|
| PINS | S | IGNAL NAME | WAVESHAPE |      | MIN    | MAX     |
| F    |   | LANDUT     |           | UP   | ~5.31V | +.24V   |
|      |   | INPUT      |           | DOWN | -6.95V | -12.48V |
|      |   | OUTDUT     |           | UP   | 540    | +.24V   |
| E    |   | OUTPUT     |           | DOWN | -5.810 | -12.48V |
|      |   |            |           | UP   | +1.447 | +6.7V   |
| С    |   | OUTPUT     |           | DOWN | -4.47V | -6.24V  |

# DELAY\*


|         | POT SET AT OK | POT SET AT 15K |
|---------|---------------|----------------|
| INPUT F | 7 USEC        | 34 USEC        |
| A-Q     | 72 USEC       | 370 USEC       |
| P-G     | 300 USEC      | 1.75 MSEC      |
| A-R     | 1.80 MSEC     | 9 MSEC         |
| A-B     | 9 MSEC        | 39 MSEC        |
| P-H     | 140 MSEC      | 650 MSEC       |

\* DELAY IS MEASURED FROM THE TIME D28 REVERSE BIASES TO WHEN OUTPUT C CROSSES GROUND.






- OPERATION IS INITIATED BY COINCIDENCE OF DOWN LEVELS ON PINS L, D, AND P. T7 TURNS ON AND ITS OUTPUT IS COUPLED THROUGH C26 TO TURN ON T4. T5 TURNS OFF AND THE OUTPUT IS DOWN FOR THE DURATION OF THE DELAY TIME.
- 2. RESET TO THE OFF CONDITION IS AUTOMATIC AT THE END OF THE DELAY TIME.





| PINS | S   | IGNAL NAME | WAVESHAPE |      | LEVELS |         |
|------|-----|------------|-----------|------|--------|---------|
|      |     |            |           |      | MIN    | MAX     |
| ,    | Y   | INPUT      |           | UP   | 65V    | +.24V   |
| -    |     | INTOI      |           | DOWN | -5.817 | -12.48\ |
| D    | Y   | INPUT      |           | UP   | 65V    | +.24V   |
|      | Γ.  | INIOI      |           | DOWN | -5.8IV | -12.48  |
| P    | V   | INPUT      |           | UP   | 65V    | +.24V   |
|      | 1.1 | INIOI      |           | DOWN | -5.810 | -12.48  |
| В    | V   |            | *DELAY    | UP   | 65V    | 05V     |
| D    | [ ] | OUTPUT     | TIME      | DOWN | -5.8IV | -9.510  |


\* THE DELAY TIME IS DETERMINED BY THE CAPACITOR WIRED TO PIN R AND THE SETTING OF THE DELAY POTENTIOMETER.

| DELAY                           |  |   |
|---------------------------------|--|---|
| MARKET.                         | MIN MA   | X   |
| TON (NSEC)                      | 30 38  | 0   |
| T <sub>OFF</sub> (NSEC)         | 390 34   | 0   |
| WIRE PIN R TO                   | FOR PULSE  | WIDTHS TO                                     |
| E<br>AC<br>F<br>ACH<br>HQ<br>GQ | .39 US -<br>2.9 US -<br>21 US -<br>143 US -<br>.94 MS -<br>7.4 MS -<br>51 MS - | 21 US<br>167 US<br>1.1 MS<br>7.29 MS<br>63 MS |
|                                 |  |   |









|      |    |           |           | LEVELS |        |        |
|------|----|-----------|-----------|--------|--------|--------|
| PINS | SI | GNAL NAME | WAVESHAPE |        | MIN    | MAX    |
|      |    |           |           | UP     | 65V    | 05V    |
| Н    | Y  | INPUT     |           | DOWN   | -6V    | *      |
|      | П  |           |           | UP     | -1.25V | 05V    |
| L    | Y  | OUTPUT    |           | DOWN   | -6.71  | -6.71  |
|      | П  |           |           | UP     | 65V    | 05V    |
| Н    | Y  | INPUT     |           | DOWN   | -6V    | *      |
|      | П  |           |           | UP     | -1.25V | 05V    |
| L    | Y  | OUTPUT    |           | DOWN   | -5.51V | -6.69v |

- \* FUNCTION OF CURRENT SWITCHED.
- I. DRIVEN BY LOGIC BLOCK.
- 2. DRIVEN BY IP, TRIGGER OR CLAMPED LOGIC BLOCK.


## DELAY-MAXIMUM


LOW SPEED DRIVERS:


|                    | TURN ON (NSEC) | TURN OFF (NSEC) |
|--------------------|----------------|-----------------|
| LOGIC BLOCK        | 70             | 50              |
| CLAMPED LOGIC BLOC | K 24           | 28              |
| T.P.               | 36             | 20              |

HIGH SPEED DRIVERS :

|                     | TURN ON (NSEC) | TURN OFF (NSEC) |
|---------------------|----------------|-----------------|
| LOGIC BLOCK         | 46             | 52              |
| CLAMPED LOGIC BLOCK | 39             | 32              |
| I.P.                | 56             | 21              |
|                     |                |                 |







- I. INPUT DOWN, TRANSISTOR ON, OUTPUT UP.
- 2. INPUT UP, TRANSISTOR OFF, OUTPUT DOWN.
- 8200 COLLECTOR RESISTOR RETURNED TO -12 VOLTS WHEN DRIVING NEGATIVE "OR" INPUTS OF DOUBLE LEVEL LOGIC BLOCKS AND WHEN DRIVING TRIGGER AC INPUTS.

| PINS S | 5 | GNAL NAME |            |      | LEVI  | ELS   |
|--------|---|-----------|------------|------|-------|-------|
|        |   | GIAL HAIL | WAVE SHAPE |      | MIN   | MAX   |
| B,R,   | V | INPUT     |            | UP   | -0.65 | -0.10 |
| Q      | 1 | INFUI     |            | DOWN | -7.14 | -5.84 |
| A,D,   | U | OUTPUT    |            | UP   | -0.65 | -0.10 |
| Р      | Ľ | 001701    |            | DOWN | -6.06 | -6.8  |
|        |   |           |            |      |       |       |
|        |   |           |            |      |       |       |

# DELAY - NSEC

MAXIMUM 50.0% 35.0%


\*ASSUMES LOAD OF 10 LOGIC BLOCKS AND TR INPUT OF 70 NSEC AND INPUT TF OF 135 NSEC.


\*\*\*ASSUMES LOAD OF 4 LOGIC BLOCKS AND INPUT TR OF 35 NSEC AND INPUT TF OF 70 NSEC.


70.0# TO 110.0## 125.0## TO 190.0#

#OCCURS WHEN DRIVING TRIGGERS.

##OCCURS WHEN DRIVING LOGIC BLOCKS.










- I. INPUT COWN TRANSISTOR ON OUTPUT UP
- 2. INPUT UP TRANSISTOR OFF OUTPUT DOWN


| PINS         | SIGNAL NAME |                      | HAVE CHARE |      | LEVE  | LS    |
|--------------|-------------|----------------------|------------|------|-------|-------|
| FINS         | 31          | GNAL NAME WAVE SHAPE |            | MIN  | MAX   |       |
| L,R,         | V           | INPUT                |            | UP   | -0.65 | 0.10  |
| P,H,<br>Q,G  | T           | INPUT                | L          | DOWN | -5.81 | -7.64 |
| A,F,<br>E,D, | S           | OUTPUT               | ~          | UP   | -1.67 |       |
| C,B          | 3           | 001701               |            | DOWN | -9.62 |       |
|              |             |                      |            |      |       |       |
|              |             |                      |            |      |       |       |







COMPONENT SIDE









# CIRCUIT OPERATION

- EITHER INPUT UP, OUTPUT TRANSISTOR OFF, OUTPUT UP.
- 2. BOTH INPUTS DOWN, OUTPUT TRANSISTOR ON, OUTPUT DOWN.

| PINS       | SIGNAL<br>NAME |        | WAVE SHAPE |      | LEVELS      |            |  |
|------------|----------------|--------|------------|------|-------------|------------|--|
|            |                | 10.11  |            |      | MIN.        | MAX.       |  |
| D,L<br>P,G | Υ              | INPUT  |            | UP   | -0.65V      | -0.05V     |  |
|            |                |        |            | DOWN | -5.81V      | -12.48V    |  |
| E,Q<br>R,F | Υ              | INPUT  |            | - UP | -0.65V      | -0.05V     |  |
|            |                |        |            | DOWN | -5.81V      | -12.48 V   |  |
| A,B        |                | ОИТРИТ |            | - UP | LEVEL DEPEN | DE ON TERM |  |
| С,Н        |                |        |            | DOWN | -1.25V      | -1.76V     |  |
|            |                |        |            |      | -           |            |  |
|            |                |        |            |      | 1           |            |  |
|            |                |        |            |      |             |            |  |

DELAY - NS


TURN ON DELAY

WITH SDTDL OR SDTRL RECEIVER


120 + C


TURN OFF DELAY

SDTDL OR SDTRL RECEIVER



WHERE C = DELAY INTRODUCED BY CABLE. ADD 2 NS PER FOOT OF CABLE. NOTE: DELAYS MEASURED FROM INPUT OF DRIVER TO OUTPUT OF TERMINATING CIRCUIT





#### CIRCUIT OPERATION

- LINE INPUT (PINS Q,D,E,H) HAS NO CONTROL UNLESS GATE (PINS P,K,F,R) IS AT DOWN LEVEL
- 2. WHEN GATE IS AT DOWN LEVEL, A DOWN LEVEL ON THE LINE INPUT CAUSES THE TRANSISTOR TO TURN ON GIVING A POSITIVE OUTPUT
- 3. PIN G IS A 910  $\Omega$  1/2 WATT RESISTOR RETURNED TO -12 VOLTS AVAILABLE AS A LOAD FOR CONF. 04, OR ANY APPLICATION REQUIRING A 910  $\Omega$  RESISTOR TO -12 VOLTS.

| PINS       | SIGNAL<br>NAME |        | WAVE SHAPE |        | LEVEL  |         |  |
|------------|----------------|--------|------------|--------|--------|---------|--|
|            |                | HARTE  |            |        | MIN    | MAX     |  |
| Q,D<br>E,H | С              | LINE   |            | - UP   | +0.55V | +3.26V  |  |
|            |                |        |            | DOWN   | -0.5V  | -5.3V   |  |
| P,K        |                | GATE   |            | UP     | -0.80V | +1.68V  |  |
| F,R        |                | INPUT  |            | DOWN   | -5.3V  | -10.8V  |  |
| B,A        |                | OUTPUT |            | UP     | -0.05V | -0.45V  |  |
| C,L        | Н              | 001701 |            | - DOWN | ÷5.81V | -12.48V |  |
|            | Ц              |        |            |        |        |         |  |
|            |                |        |            |        |        |         |  |


DELAY

TURN ON (NSEC)


MA)


TURN OFF (NSEC)

95



COMPONENT SIDE





COMPONENT SIDE

